

HARDWARE REFERENCE GUIDE



CoM-T335

Disclaimer :

This documentation is forbidden to be photocopied, reproduced, translated, changed or distributed, or recorded on any electronic media without written consent of SHENZHEN EMBEDALL. TECHNOLOGY CO.,LTD.

SHENZHEN EMBEDALL has made every attempt to ensure that the information in this document is accurate and complete. However, EMBEDALL assumes no responsibility for any errors, omissions, or for any consequences resulting from the use of the information included herein or the equipment it accompanies.

EMBEDALL reserves the right to make changes in its products and specifications at any time without notice. Any software described in this document is furnished under a license or non-disclosure agreement. It is against the law to copy this software on magnetic tape, disk, or other medium for any purpose other than the licensee's personal use.

Trademark Acknowledgment :

Trademarks or registered trademarks used from other companies in this documentation refer to the products of their respective owners.

Company :

Embedall Technology Co.Ltd.

Tel / Fax : +86 0755-82523090

Web : www.embedall.com

E-mail : info@embedall.com

Document Revision : 1.0

Release Date : 2015.12.10

Document Revision History

Date	Document Revision	CoM-T335 Version	Changes
2015.12.10	V1.0	V1.0	

Table of Contents

Table of Contents.....	4
1 Introduction.....	6
2 Functional Description	9
2.1 Processor	9
2.2 Memory.....	11
2.2.1 DDR3 SDRAM.....	11
2.2.2 NAND FLASH.....	11
2.2.3 eMMC.....	12
2.3 Peripheral Interfaces	12
2.3.1 GPMC (General Purpose Memory Controller).....	12
2.3.2 Display Interface.....	15
2.3.3 Touch Screen Interface / ADC.....	18
2.3.4 10/100/1000Mbit Ethernet.....	18
2.3.5 USB 2.0 OTG.....	19
2.3.6 USB 2.0 High Speed Host.....	20
2.3.7 Audio	20
2.3.8 SPI.....	21
2.3.9 UART.....	22
2.3.10 I2C.....	23
2.3.11 RTC.....	24
2.3.12 MMC/SD Interfaces	25
2.3.13 CAN.....	26
2.3.14 Real Time Clock	26
2.3.15 GPIO.....	27
2.3.16 Programmable Real-time Unit (PRU).....	27
2.3.17 JTAG	27
3 System Functions.....	28
3.1 Power Management	28
3.2 Reset.....	34
3.3 Interrupts.....	34
3.4 Boot Mode Selection	34
3.5 Status LED	35
3.6 Processor Signal Multiplexing.....	37
3.7 JTAG	42
3.8 Crypto Authentication	42
4 Technical Specifications.....	43
4.1 Power Supply	43
4.2 Power Consumption	43
4.3 IO Voltage Levels	43
4.4 Temperature Specifications	43
4.5 Mechanical Specifications	44
4.6 ESD Precautions.....	44
5 Ordering Information.....	45
5.1 Standart Production	45
5.2 Custom Configurations	45
6 Reference Documents	47
7 Product Pictures	49
7.1 NandFlash Version	49
7.2 eMMC Version	50
8 Evaluation Kit.....	51
8.1 Evaluation Kit.....	51
8.2 Schematic	53



8.3	Am335X Design Resource	54
-----	------------------------------	----

1 Introduction


CoM-T335

Next generation, highly integrated, all-in-one, STAMP SMD computer

KEY FEATURES


- **Processors from Texas Instruments**
 - Sitara AM335X up to 1GHz Cortex-A8 with NEON SIMD media accelerator
- **Graphics Accelerator**
 - SGX530 2D/3D Graphics Engine up to 20Mpoly/sec (OpenGL 2.0, OpenGL ES 2.0, OpenVG 1.0, Direct3D Mobile and OpenMax support)
- **Memory**
 - Up to 1GB DDR3 SDRAM @ 303Mbps
 - Up to 1GB SLC NAND FLASH (Up to 32GB EMMC optional)
- **Connectivity**
 - 10/100/1000 Mbit support via other on-chip MAC
 - High speed USB2.0 OTG
 - High speed USB2.0 Host
 - UART (6) / SPI (2) / I2C (3)
 - MMC/SD (2)
 - CAN2.0b (x2)
 - External Bus, 16 bit
- **Display and Audio**
 - TFT LCD interface supporting to WXGA (1366x768)
 - Up to 24-bit data output
 - 4-wire Touch screen support
- **Other Peripherals**
 - PWM (x3), Capture (x3) and Encoder (x3) channels
 - Rtc maxiam ds1339 via I2CO
 - Timer (x7) channels
 - 8 channel 12-bit SAR ADC
 - Crypto Hardware accelerators (AES, SHA, PKA, RNG)
 - On board JTAG connector and Boot switch
 - GPIOs : most of CPU pins
- **Boot Options**
 - NAND Flash,SPI Nor Flash, Emmc(iNand) or SD cards
- **Dimension**
 - 40*40 mm STAMP SMD CHIP
 - Miniature size : 40x40 mm
- **Power**
 - Single 5.0V power supply
 - Low power consumption ~1W
- **Temperature**
 - Commercial : 0°C to 70°C
 - Industrial : -40°C to 85°C






Picture of CoM-T335

BLOCK DIAGRAM





STAMP Pin	CPU Ball	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Mode7
1	---	GND	---	---	---	---	---	---	---
2	A7	AIN3	---	---	---	---	---	---	---
3	B7	AIN2	---	---	---	---	---	---	---
4	C7	AIN1	---	---	---	---	---	---	---
5	B6	AIN0	---	---	---	---	---	---	---
6	---	GND	---	---	---	---	---	---	---
7	R1	LCD_DATA0	gpmc_a0	pr1_mii_mt0_clk	ehrpwm2A	---	pr1_pru1_pru_r30_0	pr1_pru1_pru_r31_0	gpio2_6
8	R2	LCD_DATA1	gpmc_a1	pr1_mii0_txen	ehrpwm2B	---	pr1_pru1_pru_r30_1	pr1_pru1_pru_r31_1	gpio2_7
9	R3	LCD_DATA2	gpmc_a2	pr1_mii0_txd3	ehrpwm2_tripzone	---	pr1_pru1_pru_r30_2	pr1_pru1_pru_r31_2	gpio2_8
10	R4	LCD_DATA3	gpmc_a3	pr1_mii0_txd2	ehrpwm0_synco	---	pr1_pru1_pru_r30_3	pr1_pru1_pru_r31_3	gpio2_9
11	T1	LCD_DATA4	gpmc_a4	pr1_mii0_txd1	eQEP2A_in	---	pr1_pru1_pru_r30_4	pr1_pru1_pru_r31_4	gpio2_10
12	T2	LCD_DATA5	gpmc_a5	pr1_mii0_txd0	eQEP2B_in	---	pr1_pru1_pru_r30_5	pr1_pru1_pru_r31_5	gpio2_11
13	T3	LCD_DATA6	gpmc_a6	pr1_edio_data_in6	eQEP2_index	pr1_edio_data_out6	pr1_pru1_pru_r30_6	pr1_pru1_pru_r31_6	gpio2_12
14	T4	LCD_DATA7	gpmc_a7	pr1_edio_data_in7	eQEP2_strobe	pr1_edio_data_out7	pr1_pru1_pru_r30_7	pr1_pru1_pru_r31_7	gpio2_13
15	U1	LCD_DATA8	gpmc_a12	ehrpwm1_tripzone input	mcasp0_aclkx	uart5_txd	pr1_mii0_rxd3	uart2_ctsn	gpio2_14
16	U2	LCD_DATA9	gpmc_a13	ehrpwm0_synco	mcasp0_fsx	uart5_rxd	pr1_mii0_rxd2	uart2_rtsn	gpio2_15
17	U3	LCD_DATA10	gpmc_a14	ehrpwm1A	mcasp0_axr0	---	pr1_mii0_rxd1	uart3_ctsn	gpio2_16
18	U4	LCD_DATA11	gpmc_a15	ehrpwm1B	mcasp0_ahclk	mcasp0_axr2	pr1_mii0_rxd0	uart3_rtsn	gpio2_17
19	V2	LCD_DATA12	gpmc_a16	eQEP1A_in	mcasp0_aclkr	mcasp0_axr2	pr1_mii0_rxlink	uart4_ctsn	gpio0_8
20	V3	LCD_DATA13	gpmc_a17	eQEP1B_in	mcasp0_fsr	mcasp0_axr3	pr1_mii0_rxer	uart4_rtsn	gpio0_9

STAMP Pin	CPU Ball	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Mode7
21	V4	LCD_DATA14	gpmc_a18	eQEP1_index	mcasp0_axr1	uart5_rxd	pr1_mii_mr0_clk	uart5_ctsn	gpio0_10
22	T5	LCD_DATA15	gpmc_a19	eQEP1_strobe	mcasp0_ahclkx	mcasp0_axr3	pr1_mii0_rxdv	uart5_rtsn	gpio0_11
23	---	GND	---	---	---	---	---	---	---
24	U5	LCD_VSYNC	gpmc_a8	---	pr1_edio_data_in2	pr1_edio_data_out2	pr1_pru1_pru_r30_8	pr1_pru1_pru_r31_8	gpio2_22
25	R5	LCD_HSYNC	gpmc_a9	---	pr1_edio_data_in3	pr1_edio_data_out3	pr1_pru1_pru_r30_9	pr1_pru1_pru_r31_9	gpio2_23
26	V5	LCD_PCLK	gpmc_a10	pr1_mii0_crs	pr1_edio_data_in4	pr1_edio_data_out4	pr1_pru1_pru_r30_10	pr1_pru1_pru_r31_1	gpio2_24
27	R6	LCD_AC_BIAS	gpmc_a11	pr1_mii1_crs	pr1_edio_data_in5	pr1_edio_data_out5	pr1_pru1_pru_r30_11	pr1_pru1_pru_r31_1	gpio2_25
28	U10	GPMC_AD8	lcd_data23	mmc1_dat0	mmc2_dat4	ehrpwm2A	pr1_mii_mt0_clk	---	gpio0_22
29	T10	GPMC_AD9	lcd_data22	mmc1_dat1	mmc2_dat5	ehrpwm2B	pr1_mii0_col	---	gpio0_23
30	T11	GPMC_AD10	lcd_data21	mmc1_dat2	mmc2_dat6	ehrpwm2_tripzone_i	pr1_mii0_txen	---	gpio0_26
31	U12	GPMC_AD11	lcd_data20	mmc1_dat3	mmc2_dat7	ehrpwm0_synco	pr1_mii0_txd3	---	gpio0_27
32	T12	GPMC_AD12	lcd_data19	mmc1_dat4	mmc2_dat0	eQEP2A_in	pr1_mii0_txd2	pr1_pru0_pru_r30_14	gpio1_12
33	R12	GPMC_AD13	lcd_data18	mmc1_dat5	mmc2_dat1	eQEP2B_in	pr1_mii0_txd1	pr1_pru0_pru_r30_15	gpio1_13
34	V13	GPMC_AD14	lcd_data17	mmc1_dat6	mmc2_dat2	eQEP2_index	pr1_mii0_txd0	pr1_pru0_pru_r31_14	gpio1_14
35	U13	GPMC_AD15	lcd_data16	mmc1_dat7	mmc2_dat3	eQEP2_strobe	pr1_ecap0_ecap_capin_apwm_o	pr1_pru0_pru_r31_15	gpio1_15
36	---	GND	---	---	---	---	---	---	---
37	---	GND	---	---	---	---	---	---	---
38	U9	GPMC_CS1n	gpmc_clk	mmc1_clk	pr1_edio_data_in6	pr1_edio_data_out6	pr1_pru1_pru_r30_12	pr1_pru1_pru_r31_12	gpio1_30
39	V9	GPMC_CS2n	gpmc_be1n	mmc1_cmd	pr1_edio_data_in7	pr1_edio_data_out7	pr1_pru1_pru_r30_13	pr1_pru1_pru_r31_13	gpio1_31
40	T13	GPMC_CS3n	gpmc_a3	rmii2_crs_dv	mmc2_cmd	pr1_mii0_crs	pr1_mdio_data	EMU4	gpio2_0
41	T7	GPMC_OEn_REn	timer7	---	---	---	---	---	gpio2_3
42	U6	GPMC_WEn	---	timer6	---	---	---	---	gpio2_4
43	R7	GPMC_ADVn_ALE	---	timer4	---	---	---	---	gpio2_2


STAMP Pin	CPU Ball	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Mode7
44	T6	GPMC_BEN0_CLE	---	timer5	---	---	---	---	gpio2_5
45	U18	GPMC_BEN1	gmii2_col	gpmc_csn6	mmc2_dat3	gpmc_dir	pr1_mii1_rxlink	mcasp0_aclkr	gpio1_28
46	U17	GPMC_WPN	GMII2_RXER	GPMC_CSN5	rmii2_rxer	mmc2_sdcd	pr1_mii1_txen	UART4_TXD	gpio0_31
47	T17	GPMC_WAIT0	gmii2_crs	gpmc_csn4	rmii2_crs_dv	mmc1_sdcd	pr1_mii1_col	uart4_rxd	gpio0_30
48	V12	GPMC_CLK	lcd_memory_clk	gpmc_wait1	mmc2_clk	pr1_mii1_crs	pr1_mdio_mdclk	mcasp0_fsr	gpio2_1
49	---	GND	---	---	---	---	---	---	---
50	R13	GPMC_A0	gmii2_txen	rgmii2_tctl	rmii2_txen	gpmc_a16	pr1_mii_mt1_clk	ehrpwm1_tripzone_i	gpio1_16
51	V14	GPMC_A1	gmii2_rxdv	rgmii2_rctl	mmc2_dat0	gpmc_a17	pr1_mii1_txd3	ehrpwm0_synco	gpio1_17
52	U14	GPMC_A2	gmii2_txd3	rgmii2_td3	mmc2_dat1	gpmc_a18	pr1_mii1_txd2	ehrpwm1A	gpio1_18
53	T14	GPMC_A3	gmii2_txd2	rgmii2_td2	mmc2_dat2	gpmc_a19	pr1_mii1_txd1	ehrpwm1B	gpio1_19
54	R14	GPMC_A4	gmii2_txd1	rgmii2_td1	rmii2_txd1	gpmc_a20	pr1_mii1_txd0	eQEP1A_in	gpio1_20
55	V15	GPMC_A5	gmii2_txd0	rgmii2_td0	rmii2_txd0	gpmc_a21	pr1_mii1_rxd3	eQEP1B_in	gpio1_21
56	U15	GPMC_A6	gmii2_txclk	rgmii2_tclk	mmc2_dat4	gpmc_a22	pr1_mii1_rxd2	eQEP1_index	gpio1_22
57	T15	GPMC_A7	gmii2_rxclk	rgmii2_rclk	mmc2_dat5	gpmc_a23	pr1_mii1_rxd1	eQEP1_strobe	gpio1_23
58	V16	GPMC_A8	gmii2_rxd3	rgmii2_rd3	mmc2_dat6	gpmc_a24	pr1_mii1_rxd0	mcasp0_aclkx	gpio1_24
59	U16	GPMC_A9	gmii2_rxd2	rgmii2_rd2	mmc2_dat7	gpmc_a25	pr1_mii_mr1_clk	mcasp0_fsx	gpio1_25
60	T16	GPMC_A10	gmii2_rxd1	rgmii2_rd1	rmii2_rxd1	gpmc_a26	pr1_mii1_rxdv	mcasp0_axr0	gpio1_26
61	V17	GPMC_A11	gmii2_rxd0	rgmii2_rd0	rmii2_rxd0	gpmc_a27	pr1_mii1_rxer	mcasp0_axr1	gpio1_27
62	---	PMIC_PBIN	---	---	---	---	---	---	---
63	---	PMIC_LDO4	---	---	---	---	---	---	---
64	---	GND	---	---	---	---	---	---	---
65	---	PMIC_BCG	---	---	---	---	---	---	---
66	---	PMIC_BVS	---	---	---	---	---	---	---
67	---	PMIC_BTS	---	---	---	---	---	---	---

STAMP Pin	CPU Ball	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Mode7
68	---	VDD_SYS_O	---	---	---	---	---	---	---
69	---	VDD_5V_I	---	---	---	---	---	---	---
70	---	GND	---	---	---	---	---	---	---
71	---	VDD_AC_I	---	---	---	---	---	---	---
72	---	VDD_USB_I	---	---	---	---	---	---	---
73	---	GND	---	---	---	---	---	---	---
74	R17	USB1_DP	---	---	---	---	---	---	---
75	R18	USB1_DM	---	---	---	---	---	---	---
76	T18	USB1_VBUS	---	---	---	---	---	---	---
77	F15	USB1_DRVBUS	---	---	---	---	---	---	---
78	N17	USB0_DP	---	---	---	---	---	---	---
79	N18	USB0_DM	---	---	---	---	---	---	---
80	P15	USB0_VBUS	---	---	---	---	---	---	---
81	P16	USB0_ID	---	---	---	---	---	---	---
82	F16	USB0_DRVBUS	---	---	---	---	---	---	---
83	---	GND	---	---	---	---	---	---	---
84	M17	MDIO_DATA	timer6	uart5_rxd	uart3_ctsn	mmc0_sdcd	mmc1_cmd	mmc2_cmd	gpio0_0
85	M18	MDIO_CLK	timer5	uart5_txd	uart3_rtsn	mmc0_sdwp	mmc1_clk	mmc2_clk	gpio0_1
86	M16	gmii1_rxd0	RMII1_RXD0	RGMI11_RD0	mcasp1_ahclkx	mcasp1_ahclkr	mcasp1_aclkr	mcasp0_axr3	gpio2_21
87	L15	gmii1_rxd1	RMII1_RXD1	RGMI11_RD1	mcasp1_axr3	mcasp1_fsr	eQEP0_strobe	mmc2_clk	gpio2_20
88	L16	gmii1_rxd2	UART3_TXD	RGMI11_RD2	mmc0_dat4	mmc1_dat3	uart1_rin	mcasp0_axr1	gpio2_19
89	L17	gmii1_rxd3	UART3_RXD	RGMI11_RD3	mmc0_dat5	mmc1_dat2	uart1_dtrn	mcasp0_axr0	gpio2_18
90	L18	gmii1_rxclk	UART2_TXD	RGMI11_RCLK	mmc0_dat6	mmc1_dat1	uart1_dsrn	mcasp0_fsx	gpio3_10
91	J17	Gmii1_rxdv	lcd_memory_clk	RGMI11_RCTL	uart5_txd	mcasp1_aclkx	mmc2_dat0	mcasp0_aclkr	GPI03_4

STAMP Pin	CPU Ball	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Mode7
92	H18	RMII1_REFCLK	xdma_event_intr2	spi1_cs0	UART5_TXD	mcasp1_axr3	mmc0_pow	mcasp1_ahclkx	gpio0_29
93	K17	gmii1_txd0	RMII1_TXD0	RGMII1_TD0	mcasp1_axr2	mcasp1_aclkr	eQEP0B_in	mmc1_clk	gpio0_28
94	K16	gmii1_txd1	RMII1_TXD1	RGMII1_TD1	mcasp1_fsr	mcasp1_axr1	eQEP0A_in	mmc1_cmd	gpio0_21
95	K15	gmii1_txd2	DCAN0_RX	RGMII1_TD2	uart4_txd	mcasp1_axr0	mmc2_dat2	mcasp0_ahclkx	GPIO0_17
96	J18	gmii1_txd3	DCAN0_TX	RGMII1_TD3	uart4_rxd	mcasp1_fsx	mmc2_dat1	mcasp0_fsr	GPIO 0_16
97	K18	gmii1_txclk	UART2_RXD	RGMII1_TCLK	mmc0_dat7	mmc1_dat0	uart1_dcdn	mcasp0_aclkx	gpio3_9
98	J16	gmii1_txen	RMII1_TXEN	RGMII1_TCTL	timer4	mcasp1_axr0	eQEP0_index	mmc2_cmd	gpio3_3
99	J15	gmii1_rxerr	RMII1_RXERR	spi1_d1	I2C1_SCL	mcasp1_fsx	uart5_rtsn	UART2_TXD	gpio3_2
100	H17	gmii1_crs	RMII1_CRS_DV	spi1_d0	I2C1_SDA	mcasp1_aclkx	uart5_ctsn	UART2_RXD	gpio3_1
101	H16	gmii1_col	RMII2_REFCLK	spi1_sclk	UART5_RXD	mcasp1_axr2	mmc2_dat3	mcasp0_axr2	GPIO3_0
102	---	GND	---	---	---	---	---	---	---
103	F17	MMC0_DAT3	gpmc_a20	uart4_ctsn	timer5	uart1_dcdn	pr1_pru0_pru_r30_8	pr1_pru0_pru_r31_8	gpio2_26
104	F18	MMC0_DAT2	gpmc_a21	uart4_rtsn	timer6	uart1_dsrn	pr1_pru0_pru_r30_9	pr1_pru0_pru_r31_9	gpio2_27
105	G15	MMC0_DAT1	gpmc_a22	uart5_ctsn	uart3_rxd	uart1_dtrn	pr1_pru0_pru_r30_10	pr1_pru0_pru_r31_10	gpio2_28
106	G16	MMC0_DAT0	gpmc_a23	uart5_rtsn	uart3_txd	uart1_rin	pr1_pru0_pru_r30_11	pr1_pru0_pru_r31_11	gpio2_29
107	G17	MMC0_CLK	gpmc_a24	uart3_ctsn	uart2_rxd	dcn1_tx	pr1_pru0_pru_r30_12	pr1_pru0_pru_r31_12	gpio2_30
108	G18	MMC0_CMD	gpmc_a25	uart3_rtsn	uart2_txd	dcn1_rx	pr1_pru0_pru_r30_13	pr1_pru0_pru_r31_13	gpio2_31
109	---	GND	---	---	---	---	---	---	---
110	---	RTC-VBAT	---	---	---	---	---	---	---
111	A10	WARMRSTn(nR ESETIN_OUT)	---	---	---	---	---	---	---
112	C18	eCAP0_in_PWM0 _out	UART3_TXD	spi1_cs1	pr1_ecap0_ecap_c apin_apwm_o	spi1_sclk	mmc0_sdwp	xdma_event_intr2	GPIO0_7
113	C15	spi0_cs1	UART3_RXD	eCAP1_in_PWM1_out	MMC0_POW	xdma_event_intr2	mmc0_sdccl	EMU4	gpio0_6

STAMP Pin	CPU Ball	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Mode7
114	E18	uart0_ctsn	UART4_RXD	dcan1_tx	I2C1_SDA	spi1_d0	timer7	pr1_edc_sync0_out	gpio1_8
115	E17	Uart0_rtsn	UART4_TXD	dcan1_rx	I2C1_SCL	spi1_d1	spi1_cs0	pr1_edc_sync1_out	gpio1_9
116	E15	UART0_RXD	spi1_cs0	dcan0_tx	I2C2_SDA	eCAP2_in_PWM2_ou	pr1_pru1_pru_r30_14	pr1_pru1_pru_r31_1	gpio1_10
117	E16	UART0_TXD	spi1_cs1	dcan0_rx	I2C2_SCL	eCAP1_in_PWM1_ou	pr1_pru1_pru_r30_15	pr1_pru1_pru_r31_1	gpio1_11
118	C17	I2C0_SDA	timer4	uart2_ctsn	eCAP2_in_PWM2_out	---	---	---	gpio3_5
119	C16	I2C0_SCL	timer7	uart2_rtsn	eCAP1_in_PWM1_out	---	---	---	gpio3_6
120	D18	UART1_CTSn	timer6	dcan0_tx	I2C2_SDA	spi1_cs0	pr1_uart0_cts_n	pr1_edc_latch0_in	gpio0_12
121	D17	UART1_RTSn	timer5	dcan0_rx	I2C2_SCL	spi1_cs1	pr1_uart0_rts_n	pr1_edc_latch1_in	gpio0_13
122	D16	UART1_RXD	mmc1_sdwp	dcan1_tx	I2C1_SDA	---	pr1_uart0_rxd	pr1_pru1_pru_r31_1	gpio0_14
123	D15	UART1_TXD	mmc2_sdwp	dcan1_rx	I2C1_SCL	---	pr1_uart0_txd	pr1_pru0_pru_r31_1	gpio0_15
124	A17	SPI0_SCLK	uart2_rxd	I2C2_SDA	ehrpwm0A	pr1_uart0_cts_n	pr1_edio_sof	EMU2	gpio0_2
125	B17	SPI0_D0	uart2_txd	I2C2_SCL	ehrpwm0B	pr1_uart0_rts_n	pr1_edio_latch_in	EMU3	gpio0_3
126	B16	SPI0_D1	mmc1_sdwp	I2C1_SDA	ehrpwm0_tripzone_inpu	pr1_uart0_rxd	pr1_edio_data_in0	pr1_edio_data_out0	gpio0_4
127	A16	SPI0_CS0	mmc2_sdwp	I2C1_SCL	ehrpwm0_syncl	pr1_uart0_txd	pr1_edio_data_in1	pr1_edio_data_out1	gpio0_5
128	A15	XDMA_EVENT_INTR0	---	timer4	clkout1	spi1_cs1	pr1_pru1_pru_r31_16	EMU2	gpio0_19
129	D14	XDMA_EVENT_INTR1	---	tcclk	clkout2	timer7	pr1_pru0_pru_r31_16	EMU3	gpio0_20
130	---	GND	---	---	---	---	---	---	---
131	A13	mcasp0_aclx	ehrpwm0A	---	spi1_sclk	mmc0_sdc	pr1_pru0_pru_r30_0	pr1_pru0_pru_r31_0	GPIO3_14
132	B13	mcasp0_fsx	ehrpwm0B	---	spi1_d0	mmc1_sdc	pr1_pru0_pru_r30_1	pr1_pru0_pru_r31_1	GPIO3_15
133	D12	mcasp0_axr	ehrpwm0_tripz	---	spi1_d1	mmc2_sdc	pr1_pru0_pru_r30_2	pr1_pru0_pru_r31_2	GPIO3_16
134	C12	mcasp0_ahclkr	ehrpwm0_syncl	mcasp0_axr2	spi1_cs0	eCAP2_in_PWM2_out	pr1_pru0_pru_r30_3	pr1_pru0_pru_r31_3	GPIO3_17

STAMP Pin	CPU Ball	Mode0	Mode1	Mode2	Mode3	Mode4	Mode5	Mode6	Mode7
135	B12	mcasp0_aclkr	eQEP0A_in	mcasp0_axr2	MCASP1_ACLKX	mmc0_sdwp	pr1_pru0_pru_r30_4	pr1_pru0_pru_r31_4	gpio3_18
136	C13	MCASP0_FSR	eQEP0B_in	mcasp0_axr3	MCASP1_FSX	EMU2	pr1_pru0_pru_r30_5	pr1_pru0_pru_r31_5	gpio3_19
137	D13	mcasp0_axr1	eQEP0_index	---	MCASP1_AXR0	EMU3	pr1_pru0_pru_r30_6	pr1_pru0_pru_r31_6	gpio3_20
138	A14	mcasp0_ahclkx	eQEP0_strobe	mcasp0_axr3	MCASP1_AXR1	EMU4	pr1_pru0_pru_r30_7	pr1_pru0_pru_r31_7	gpio3_21
139	---	GND	---	---	---	---	---	---	---
140	C9	AIN7	---	---	---	---	---	---	---
141	A8	AIN6	---	---	---	---	---	---	---
142	B8	AIN5	---	---	---	---	---	---	---
143	C8	AIN4	---	---	---	---	---	---	---
144	A9	GND_ADC	---	---	---	---	---	---	---

CoM-T335 SIZE(mm)

Benefits

- Fast and easy product development
- Power efficient and cost-effective solution
- Reducing your time-to-market
- Ideal for portable, low power and space-constrained products
- Highly integrated computer module
- Multiple connectivity options

TARGET APPLICATIONS

- Industrial applications
- Embedded control
- HMI and Control panels
- Data display systems
- Medical applications
- Building automation
- Hand-held terminals
- Consumer electronics
- Vending Machines

SOFTWARE SUPPORT

- Linux 3.14 and u-Boot (pre-installed)
- WinCE 6.0/7.0 (optional)
- Android 4.0 ICS (optional)
- QT for user interface

2 Functional Description

2.1 Processor

The CoM-T335 is based on Sitara AM335X 1GHz CPU from TI. This microprocessor provides a lot of common features such as:

- ARM Cortex-A8 MPU core, from 300MHz to 1GHz, with NEON multimedia engine
- PowerVR SGX530 2D/3D graphics engine up to 20Mpoly/sec (OpenGL 2.0, OpenGL ES 2.0, OpenVG 1.0, Direct3D Mobile and OpenMax support)
- DDR2/DDR3 controller
- 64KB On-chip RAM
- CPSW, dual 10/100/1000Mbps Ethernet MAC
- Two High speed USB 2.0 OTG
- LCD controller up to 1366x768x24bit color
- Six UART interface
- Three I2C bus interface
- Two SPI interface
- Three MMC SD card support
- Two Multichannel Audio Serial Port (MCASP)
- Two Multichannel Buffered Serial Port (MCBSP)
- 2 x CAN2.0b
- Touch screen controller
- Eight channel 12-bit SAR ADC
- On-chip RTC
- PWM, Timer, Encoder and Capture modules
- Two independent PRU core
- JTAG debug interface

NOTE:

CoM-T335 board has two major categories according to the different ways of storage. One is the flash NAND version, which uses flash NAND to store and boot, the other is the EMMC version, which uses EMMC to store and boot.



EMMC BOOT



NAND FLASH BOOT

NOTE:

There no any EMIFA bus (NOR, SRAM and SDRAM) interface for user that connected to CoM-T335 board.

For more introductions of the processors can be found in the hardware manual.

Since multiplexing of most pins, all peripherals are not available at the same time.

2.2 Memory

2.2.1 DDR3 SDRAM

The CoM-T335 board is assembled with DDR3 SDRAM whose up to 1GB. They are 16-bit, operated with own CS, up to 1GB capacity maximum and clocked at 400MHz (Total data bandwidth is 800Mbps because of DDR).

The DDR3 SDRAM is located in the address range from 0x80000000 to 0xBFFFFFFF for 1GB capacity.

In regard to SDRAM, there are three memory capacities for your choice ,128MB、256MB and 512MB. The following table lists the details.

Capacities	IC	Manufacturer	FBGA Code	Temperature
128MB	K4B1G1646G-BCH9	SAMSUNG	K4B1G1646G-BCH9	0~95℃
	MT41J64M16JT-15E	MICRON	D9MNJ	0~95℃
	MT41J64M16JT-15E IT	MICRON	D9MNT	-40~95℃
256MB	MT41J128M16HA-15E	MICRON	D9LGQ	0~95℃
	K4B2G1646Q-BCK0	SAMSUNG	K4B2G1646Q-BCK0	0~95℃
	MT41J128M16HA-15E IT	MICRON	D9MHD	-40~95℃
512MB	MT41K256M16HA-125	MICRON	D9PXV	0~95℃
	MT41K256M16HA-125 IT	MICRON	D9PZQ	-40~95℃

2.2.2 NAND FLASH

Nand flash is provided to store boot loader, operating system, application data and storage. Samsung Nand flash memory is used in the module. This memory is with 8-bit wide, SLC technology, ONFI compliant and connected to EMIFA controller with CS0 and CS1 to support boot operations. As default the WP# signal is pulled up to enable Program and Erase to operate.

The nand flash needs one or two CS signals that depended on its capacities. The following table shows some common nand flash.

Nand Flash	CS signal
K9F2G08	CSn0
K9K8G08	CSn0
K9WAG08	CSn0,CSn1

- One K9WAG08 and two K9K8G08 are equivalent in capacity. So the K9WAG08 need two CS signals:CS0 and CS1.The STAMP CHIP has three CS signals of GPMC:CSn1、CSn2 and CSn3. If

only nand flash occupies CS0, then there will be three CS signals left to be free. If nand flash occupies two CS signals, then there will be two CS signals left.

For the version of Nand flash, CoM-T335 can choose boot device between Nand flash and SD card by a DIP jumper. For details refer to chapter 3.4.

2.2.3 eMMC

CoM-T335 has an eMMC version. 32GB maximum eMMC (iNand) is provided to store boot loader, operating system, application data or as storage. Sandisk eMMC memory is used for the module. This eMMC uses advanced Multi-Level Cell (MLC) NAND flash technology, enhanced by SanDisk's embedded flash management software which is running as firmware on the flash controller. This memory can be operated in 4bit or 8bit mode.

In the eMMC version, CoM-T335 can choose boot device between eMMC and SD card by a DIP jumper. For details refer to chapter 3.4.

2.3 Peripheral Interfaces

2.3.1 GPMC (General Purpose Memory Controller)

NOTE:

(1) GPMC_AD0- GPMC_AD7 signals are not connect to the stamp chip, So there are no GPMC function for the CoM-T335.

(2) GPMC_CS0n has been used for Nand Flash, so it is not connected to the stamp chip.

The following table shows processor local bus signal descriptions.

Stamp Pin	Signal Name	Type -- Volt.	Description
28	GPMC_AD8	IO 3.3V	GPMC Address Bus & Data Bus
29	GPMC_AD9	IO 3.3V	GPMC Address Bus & Data Bus
30	GPMC_AD10	IO 3.3V	GPMC Address Bus & Data Bus
31	GPMC_AD11	IO 3.3V	GPMC Address Bus & Data Bus
32	GPMC_AD12	IO 3.3V	GPMC Address Bus & Data Bus
33	GPMC_AD13	IO 3.3V	GPMC Address Bus & Data Bus
34	GPMC_AD14	IO 3.3V	GPMC Address Bus & Data Bus
35	GPMC_AD15	IO 3.3V	GPMC Address Bus & Data Bus
38	GPMC_CS1n	O 3.3V	GPMC Chip Select
39	GPMC_CS2n	O 3.3V	GPMC Chip Select

40	GPMC_CS3n	O 3.3V	GPMC Chip Select
41	GPMC_OEn_REn	O 3.3V	GPMC Output / Read Enable

Stamp Pin	Signal Name	Type -- Volt.	Description
42	GPMC_WEn	O 3.3V	GPMC Write Enable
43	GPMC_ADVn_ALE	O 3.3V	GPMC Address Valid / Address Latch Enable
44	GPMC_BEn0_CLE	O 3.3V	GPMC Byte Enable 0 / Command Latch Enable
45	GPMC_BEn1	O 3.3V	GPMC Byte Enable 1
46	GPMC_WPn	O 3.3V	GPMC Write Protect
47	GPMC_WAIT0	O 3.3V	GPMC R/B(Ready or Busy)
48	GPMC_CLK	IO 3.3V	GPMC Clock
50	GPMC_A0	O 3.3V	GPMC Address Bus
51	GPMC_A1	O 3.3V	GPMC Address Bus
52	GPMC_A2	O 3.3V	GPMC Address Bus
53	GPMC_A3	O 3.3V	GPMC Address Bus
54	GPMC_A4	O 3.3V	GPMC Address Bus
55	GPMC_A5	O 3.3V	GPMC Address Bus
56	GPMC_A6	O 3.3V	GPMC Address Bus
57	GPMC_A7	O 3.3V	GPMC Address Bus
58	GPMC_A8	O 3.3V	GPMC Address Bus
59	GPMC_A9	O 3.3V	GPMC Address Bus
60	GPMC_A10	O 3.3V	GPMC Address Bus
61	GPMC_A11	O 3.3V	GPMC Address Bus

Note:


GPMC bus has four CS signals: GPMC_CS0n, GPMC_CS1n, GPMC_CS2n, and GPMC_CS3n. All of these CS signals are connected to STAMP CHIP except GPMC_CS0n because it is used for nand flash. Since nand flash needs one or two CS signals. So the number of available CS signals is determined by how many CS signals are used for nand flash.

The GPMC bus has 16bit data. But GPMC_D [8:15] share pins of processor with LCD_D [16:23]. So if LCD uses 24bit data, the GPMC only can use 8bit. It is Vice versa.

For the CoM-T335 board of Nand version, the GPMC bus is available. You can use it to

extend some peripherals. For example: the second network interface, connected with DSP. In regard to the application of two network interfaces, please contact us, please send an email to info@embedall.com.

In the eMMC version board, eMMC occupies part of GPMC bus pins, so the rest of GPMC pins can only be used as GPIO.



3.6 Power Pin Consumption

Table 3-12. Power Pin Characteristic

Symbol	Voltage Range	Current
AVDDL	1.1V ±5%	50.8 mA
DVDDL	1.1V ±5%	113.7 mA
AVDD33	3.3V ±5%	63.8 mA
VDDIO_REG	Connect VDDIO_REG 2.5V	20.9 mA

NOTE: Data for components selection and layout guide

PHY Pin	PHY Core Config Signal	Description	Default Internal Weak Pull-up/Pull-down
END0	PHYADDRESS0	LED_ACL_END0 (0 sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default "00")	0
END1	PHYADDRESS1		0
END2	PHYADDRESS2		0
END3	PHYADDRESS3		0
END4	PHYADDRESS4		0
END5	PHYADDRESS5		0
END6	PHYADDRESS6		0
END7	PHYADDRESS7		0
END8	PHYADDRESS8		0
END9	PHYADDRESS9		0
END10	PHYADDRESS10		0
END11	PHYADDRESS11		0
END12	PHYADDRESS12		0
END13	PHYADDRESS13		0
END14	PHYADDRESS14		0
END15	PHYADDRESS15		0
END16	PHYADDRESS16		0
END17	PHYADDRESS17		0
END18	PHYADDRESS18		0
END19	PHYADDRESS19		0
END20	PHYADDRESS20		0
END21	PHYADDRESS21		0
END22	PHYADDRESS22		0
END23	PHYADDRESS23		0
END24	PHYADDRESS24		0
END25	PHYADDRESS25		0
END26	PHYADDRESS26		0
END27	PHYADDRESS27		0
END28	PHYADDRESS28		0
END29	PHYADDRESS29		0
END30	PHYADDRESS30		0
END31	PHYADDRESS31		0
END32	PHYADDRESS32		0
END33	PHYADDRESS33		0
END34	PHYADDRESS34		0
END35	PHYADDRESS35		0
END36	PHYADDRESS36		0
END37	PHYADDRESS37		0
END38	PHYADDRESS38		0
END39	PHYADDRESS39		0
END40	PHYADDRESS40		0
END41	PHYADDRESS41		0
END42	PHYADDRESS42		0
END43	PHYADDRESS43		0
END44	PHYADDRESS44		0
END45	PHYADDRESS45		0
END46	PHYADDRESS46		0
END47	PHYADDRESS47		0
END48	PHYADDRESS48		0
END49	PHYADDRESS49		0
END50	PHYADDRESS50		0
END51	PHYADDRESS51		0
END52	PHYADDRESS52		0
END53	PHYADDRESS53		0
END54	PHYADDRESS54		0
END55	PHYADDRESS55		0
END56	PHYADDRESS56		0
END57	PHYADDRESS57		0
END58	PHYADDRESS58		0
END59	PHYADDRESS59		0
END60	PHYADDRESS60		0
END61	PHYADDRESS61		0
END62	PHYADDRESS62		0
END63	PHYADDRESS63		0
END64	PHYADDRESS64		0
END65	PHYADDRESS65		0
END66	PHYADDRESS66		0
END67	PHYADDRESS67		0
END68	PHYADDRESS68		0
END69	PHYADDRESS69		0
END70	PHYADDRESS70		0
END71	PHYADDRESS71		0
END72	PHYADDRESS72		0
END73	PHYADDRESS73		0
END74	PHYADDRESS74		0
END75	PHYADDRESS75		0
END76	PHYADDRESS76		0
END77	PHYADDRESS77		0
END78	PHYADDRESS78		0
END79	PHYADDRESS79		0
END80	PHYADDRESS80		0
END81	PHYADDRESS81		0
END82	PHYADDRESS82		0
END83	PHYADDRESS83		0
END84	PHYADDRESS84		0
END85	PHYADDRESS85		0
END86	PHYADDRESS86		0
END87	PHYADDRESS87		0
END88	PHYADDRESS88		0
END89	PHYADDRESS89		0
END90	PHYADDRESS90		0
END91	PHYADDRESS91		0
END92	PHYADDRESS92		0
END93	PHYADDRESS93		0
END94	PHYADDRESS94		0
END95	PHYADDRESS95		0
END96	PHYADDRESS96		0
END97	PHYADDRESS97		0
END98	PHYADDRESS98		0
END99	PHYADDRESS99		0
END100	PHYADDRESS100		0
END101	PHYADDRESS101		0
END102	PHYADDRESS102		0
END103	PHYADDRESS103		0
END104	PHYADDRESS104		0
END105	PHYADDRESS105		0
END106	PHYADDRESS106		0
END107	PHYADDRESS107		0
END108	PHYADDRESS108		0
END109	PHYADDRESS109		0
END110	PHYADDRESS110		0
END111	PHYADDRESS111		0
END112	PHYADDRESS112		0
END113	PHYADDRESS113		0
END114	PHYADDRESS114		0
END115	PHYADDRESS115		0
END116	PHYADDRESS116		0
END117	PHYADDRESS117		0
END118	PHYADDRESS118		0
END119	PHYADDRESS119		0
END120	PHYADDRESS120		0
END121	PHYADDRESS121		0
END122	PHYADDRESS122		0
END123	PHYADDRESS123		0
END124	PHYADDRESS124		0
END125	PHYADDRESS125		0
END126	PHYADDRESS126		0
END127	PHYADDRESS127		0
END128	PHYADDRESS128		0
END129	PHYADDRESS129		0
END130	PHYADDRESS130		0
END131	PHYADDRESS131		0
END132	PHYADDRESS132		0
END133	PHYADDRESS133		0
END134	PHYADDRESS134		0
END135	PHYADDRESS135		0
END136	PHYADDRESS136		0
END137	PHYADDRESS137		0
END138	PHYADDRESS138		0
END139	PHYADDRESS139		0
END140	PHYADDRESS140		0
END141	PHYADDRESS141		0
END142	PHYADDRESS142		0
END143	PHYADDRESS143		0
END144	PHYADDRESS144		0
END145	PHYADDRESS145		0
END146	PHYADDRESS146		0
END147	PHYADDRESS147		0
END148	PHYADDRESS148		0
END149	PHYADDRESS149		0
END150	PHYADDRESS150		0
END151	PHYADDRESS151		0
END152	PHYADDRESS152		0
END153	PHYADDRESS153		0
END154	PHYADDRESS154		0
END155	PHYADDRESS155		0
END156	PHYADDRESS156		0
END157	PHYADDRESS157		0
END158	PHYADDRESS158		0
END159	PHYADDRESS159		0
END160	PHYADDRESS160		0
END161	PHYADDRESS161		0
END162	PHYADDRESS162		0
END163	PHYADDRESS163		0
END164	PHYADDRESS164		0
END165	PHYADDRESS165		0
END166	PHYADDRESS166		0
END167	PHYADDRESS167		0
END168	PHYADDRESS168		0
END169	PHYADDRESS169		0
END170	PHYADDRESS170		0
END171	PHYADDRESS171		0
END172	PHYADDRESS172		0
END173	PHYADDRESS173		0
END174	PHYADDRESS174		0
END175	PHYADDRESS175		0
END176	PHYADDRESS176		0
END177	PHYADDRESS177		0
END178	PHYADDRESS178		0
END179	PHYADDRESS179		0
END180	PHYADDRESS180		0
END181	PHYADDRESS181		0
END182	PHYADDRESS182		0
END183	PHYADDRESS183		0
END184	PHYADDRESS184		0
END185	PHYADDRESS185		0
END186	PHYADDRESS186		0
END187	PHYADDRESS187		0
END188	PHYADDRESS188		0
END189	PHYADDRESS189		0
END190	PHYADDRESS190		0
END191	PHYADDRESS191		0
END192	PHYADDRESS192		0
END193	PHYADDRESS193		0
END194	PHYADDRESS194		0
END195	PHYADDRESS195		0
END196	PHYADDRESS196		0
END197	PHYADDRESS197		0
END198	PHYADDRESS198		0
END199	PHYADDRESS199		0
END200	PHYADDRESS200		0
END201	PHYADDRESS201		0
END202	PHYADDRESS202		0
END203	PHYADDRESS203		0
END204	PHYADDRESS204		0
END205	PHYADDRESS205		0
END206	PHYADDRESS206		0
END207	PHYADDRESS207		0
END208	PHYADDRESS208		0
END209	PHYADDRESS209		0
END210	PHYADDRESS210		0
END211	PHYADDRESS211		0
END212	PHYADDRESS212		0
END213	PHYADDRESS213		0
END214	PHYADDRESS214		0
END215	PHYADDRESS215		0
END216	PHYADDRESS216		0
END217	PHYADDRESS217		0
END218	PHYADDRESS218		0
END219	PHYADDRESS219		0
END220	PHYADDRESS220		0
END221	PHYADDRESS221		0
END222	PHYADDRESS222		0
END223	PHYADDRESS223		0
END224	PHYADDRESS224		0
END225	PHYADDRESS225		0
END226	PHYADDRESS226		0
END227	PHYADDRESS227		0
END228	PHYADDRESS228		0
END229	PHYADDRESS229		0
END230	PHYADDRESS230		0
END231	PHYADDRESS231		0
END232	PHYADDRESS232		0
END233	PHYADDRESS233		0
END234	PHYADDRESS234		0
END235	PHYADDRESS235		0
END236	PHYADDRESS236		0
END237	PHYADDRESS237		0
END238	PHYADDRESS238		0
END239	PHYADDRESS239		0
END240	PHYADDRESS240		0
END241	PHYADDRESS241		0
END242	PHYADDRESS242		0
END243	PHYADDRESS243		0
END244	PHYADDRESS244		0
END245	PHYADDRESS245		0
END246	PHYADDRESS246		0
END247	PHYADDRESS247		0
END248	PHYADDRESS248		0
END249	PHYADDRESS249		0
END250	PHYADDRESS250		0
END251	PHYADDRESS251		0
END252	PHYADDRESS252		0
END253	PHYADDRESS253		0
END254	PHYADDRESS254		0
END255	PHYADDRESS255		0
END256	PHYADDRESS256		0
END257	PHYADDRESS257		0
END258	PHYADDRESS258		0
END259	PHYADDRESS259		0
END260	PHYADDRESS260		0
END261	PHYADDRESS261		0
END262	PHYADDRESS262		0
END263	PHYADDRESS263		0
END264	PHYADDRESS264		0
END265	PHYADDRESS265		0
END266	PHYADDRESS266		0
END267	PHYADDRESS267		0
END268	PHYADDRESS268		0
END269	PHYADDRESS269		0
END270	PHYADDRESS270		0
END271	PHYADDRESS271		0
END272	PHYADDRESS272		0
END273	PHYADDRESS273		0
END274	PHYADDRESS274		0
END275	PHYADDRESS275		0
END276	PHYADDRESS276		0
END277	PHYADDRESS277		0
END278	PHYADDRESS278		0
END279	PHYADDRESS279		0
END280	PHYADDRESS280		0
END281	PHYADDRESS281		0
END282	PHYADDRESS282		0
END283	PHYADDRESS283		0
END284	PHYADDRESS284		0
END285	PHYADDRESS285		0
END286	PHYADDRESS286		0
END287	PHYADDRESS287		0
END288	PHYADDRESS288		0
END289	PHYADDRESS289		0
END290	PHYADDRESS290		0
END291	PHYADDRESS291		0
END292	PHYADDRESS292		0
END293	PHYADDRESS293		0
END294	PHYADDRESS294		0
END295	PHYADDRESS295		0
END296	PHYADDRESS296		0
END297	PHYADDRESS297		0
END298	PHYADDRESS298		0
END299	PHYADDRESS299		0
END300	PHYADDRESS300		0
END301	PHYADDRESS301		0
END302	PHYADDRESS302		0
END303	PHYADDRESS303		0
END304	PHYADDRESS304		0
END305	PHYADDRESS305		0
END306	PHYADDRESS306		0
END307	PHYADDRESS307		0
END308	PHYADDRESS308		0
END309	PHYADDRESS309		0
END310	PHYADDRESS310		0
END311	PHYADDRESS311		0
END312	PHYADDRESS312		0
END313	PHYADDRESS313		0
END314	PHYADDRESS314		0
END315	PHYADDRESS315		0
END316	PHYADDRESS316		0
END317	PHYADDRESS317		0
END318	PHYADDRESS318		0
END319	PHYADDRESS319		0
END320	PHYADDRESS320		0
END321	PHYADDRESS321		0
END322	PHYADDRESS322		0
END323	PHYADDRESS323		0
END324	PHYADDRESS324		0
END325	PHYADDRESS325		0
END326	PHYADDRESS326		0

2.3.2 Display Interface

The CoM-T335 display interface is based on the processor's LCD controller. LCD controller supports two independent controllers:

- Raster controller : synchronous interface, up to 1366x768x24bit (8bits per-pixel RGB) for STN, color STN, OLED and TFT panels
- LCD interface display controller (LIDD) : asynchronous (memory-mapped) interface for monochrome character displays

NOTE: Due to AM335X processor errata, please give much more attention to assign color mapping to 18bit or 24bit modes.

LCD_DATA[0..23]	RGB888	RGB565
LCD_DATA0	R3	B3
LCD_DATA1	R4	B4
LCD_DATA2	R5	B5
LCD_DATA3	R6	B6
LCD_DATA4	R7	B7
LCD_DATA5	G2	G2
LCD_DATA6	G3	G3
LCD_DATA7	G4	G4
LCD_DATA8	G5	G5
LCD_DATA9	G6	G6
LCD_DATA10	G7	G7
LCD_DATA11	B3	R3
LCD_DATA12	B4	R4
LCD_DATA13	B5	R5
LCD_DATA14	B6	R6
LCD_DATA15	B7	R7
LCD_DATA16	R2	---
LCD_DATA17	B2	---
LCD_DATA18	G1	---
LCD_DATA19	R1	---
LCD_DATA20	B1	---
LCD_DATA21	R0	---
LCD_DATA22	G0	---
LCD_DATA23	B0	---

The LCD bus including RGB data and control signals are directly routed to the STAMP connector. The following table shows processor local bus signal descriptions.

Stamp Pin	Signal Name	Type--Volt.	Description
7	LCD_DATA0	0 3.3V	LCD Data Bus – 0
8	LCD_DATA1	0 3.3V	LCD Data Bus – 1
9	LCD_DATA2	0 3.3V	LCD Data Bus – 2
10	LCD_DATA3	0 3.3V	LCD Data Bus – 3
11	LCD_DATA4	0 3.3V	LCD Data Bus – 4
12	LCD_DATA5	0 3.3V	LCD Data Bus – 5
13	LCD_DATA6	0 3.3V	LCD Data Bus – 6
14	LCD_DATA7	0 3.3V	LCD Data Bus – 7
15	LCD_DATA8	0 3.3V	LCD Data Bus – 8
16	LCD_DATA9	0 3.3V	LCD Data Bus – 9
17	LCD_DATA10	0 3.3V	LCD Data Bus – 10
18	LCD_DATA11	0 3.3V	LCD Data Bus – 11
19	LCD_DATA12	0 3.3V	LCD Data Bus – 12
20	LCD_DATA13	0 3.3V	LCD Data Bus – 13
21	LCD_DATA14	0 3.3V	LCD Data Bus – 14
22	LCD_DATA15	0 3.3V	LCD Data Bus – 15
35	LCD_DATA16	0 3.3V	LCD Data Bus – 16 (share with GPMC_D15)
34	LCD_DATA17	0 3.3V	LCD Data Bus – 17 (share with GPMC_D14)
33	LCD_DATA18	0 3.3V	LCD Data Bus – 18 (share with GPMC_D13)
32	LCD_DATA19	0 3.3V	LCD Data Bus – 19 (share with GPMC_D12)
31	LCD_DATA20	0 3.3V	LCD Data Bus – 20 (share with GPMC_D11)
30	LCD_DATA21	0 3.3V	LCD Data Bus – 21 (share with GPMC_D10)
29	LCD_DATA22	0 3.3V	LCD Data Bus – 22 (share with GPMC_D9)
28	LCD_DATA23	0 3.3V	LCD Data Bus – 23 (share with GPMC_D8)
27	LCD_AC_ENB_CSn(LCD_DE)	0 3.3V	LCD AC bias enable chip select
26	LCD_CLK	0 3.3V	LCD pixel clock LCD

25	LCD_HSYNC	0 3.3V	LCD horizontal sync
24	LCD_VSYNC	0 3.3V	LCD vertical sync

NOTE: Due to heavy signal multiplexing, these signals can reach alternative functions. Please refer to section of Processor Signal Multiplexing (chapter 3.6) for other modes.